# grog

# Groq Al Workshop

#### ALCF AI Testbed

June 2024

																						Ξ.	н.	н.		
									-	=	-	=	-	-		-			-					н.		
					-					-		-		-		-										
									-											-						÷.
			-								-									-						÷.
			-																							
							-																			÷.
																								х.		
																										÷
																										1
																										1
																										1
																										1
																							1			2
-				-	-							-														0
		-													_		_		_							2
		-	-	-																						2
																÷.		÷.								2
															-				-							5
																										2
												-														2
																										2
																										2
																										1
																										1
																										1
							-	-	-											-						1
							-	-	-											-						
			-		-	-	•	-	-		-									-	-					
	-		-	-	-				-		-									-						
			-	-	-	-	-		-											-						
			-																	-						
																						-		-	-	
																										1
																				-						1
																-		-				-		-		
	-														-	-		-		-		-				1
	-	-	-	-	-		-		-							-		-		-						1
	-		-		-		•	•	-		-	-	-		-	-		-		-		-				
	-	-	-		-		•	•	-		-	-	-	-		-		-					-			1
	-		-		-	•	•	•	-		-	-	-	-				-		-	-		-			1
	-	-	-		-	•	•		-			-							-							1
					•	•	•			-	-	-								1			1		2	1
			-		•	-		-		-	-		-	-							1				1	1
	1	-	-	-		-	-	-	•	-	-		-										1		1	1
-	1	-		-		-	-	-		-	•			-	1								1		1	1
	-		1	-	1	-		•		-	•	-	1	-	1				1	1	1	1	1	1	1	2

Agenda - Day 2

Session	Description	Length	Speaker
Groq Compiler™ Overview	Inside look at how the compiler works to compile models for Groq, including an overview of partitioning and scheduling.	20 mins	Philip Lassen, Compiler Engineer
Groq Runtime™ Overview	Overview of the runtime, including what it is, how models are executed, and how data is transferred across the chip.	20 mins	Aviv Weinstein, Systems Software Engineer
LLMs with Groq	How Groq scales to unlock the fastest inference in the world, specifically around larger models.	20 mins	Aviv Weinstein, Systems Software Engineer
	15 MINUTE BREAK 🚀		
Throughput Optimization with Groq	Walkthrough of how to compile small models with the Groq Compiler and how to optimize them for throughput.	60 mins	Christopher Culver, Software Engineer
What's Next	A talk with Igor Arsovski, our Chief Architect and Fellow, on the semiconductor space and what's next for Groq.	30 mins	Igor Arsovski, Chief Architect & Fellow

# Groq<sup>™</sup> Compiler

**Philip Lassen** Compiler Engineer





#### Groq<sup>™</sup> Compiler

#### AGENDA

- What is the Groq Compiler
  - Groq Compiler vs GroqFlow
- Groq Compiler Overview
  - Frontend
  - Middle-end
  - Backend
    - Scheduler
    - Modes: standard vs high н.
- Multi-Chip
  - InterOp
  - IntraOp
  - Example: Transformers



grog

## Simplified GroqFlow<sup>™</sup> Usage Model

Groq Software to Hardware WorkFlow



## Simplified GroqFlow<sup>™</sup> Usage Model

Groq Software to Hardware WorkFlow





#### OG<sup>™</sup> © 2024 Groq, Inc. | Groq Al Workshop



#### Middle-end

		T													
		1						_	_	_	_	_	_	_	
	+	╋	┢	-			_					-			ŀ
	╈	╈	┢		1										Ē
		t				_									-
		1					_								F
		╀	F												f
	+	+	┢												
	Ť	t	┢												

Function	Instruction
MEM	Read a,s Write a,s Gather s, map Scatter s, map Countdown d Step a Iterations n
VXM	unary operation binary operation type conversions Log TanH Exp RSqrt
МХМ	LW IW ABC ACC
SXM	Shift <b>up/down N</b> Permute <b>map</b> Distribute <b>map</b> Rotate <b>stream</b> Transpose <i>sgl6</i>

grog

#### Scheduler

#### Problem:

- Schedule compute graph to minimize compute cycles

#### **Considerations:**

- Which compute cycle?
  Which Functional unit?
- What Streams? Certain streams are reserved
- Which Memory slices should we store Constants and Intermediates on?

## Scheduling: Vector vs Tensor

#### Vector

- Schedule single vector operations at a time
- Compiler Flag = --effort=high

#### Tensor

- Bulk-schedule multiple vector operations of the same type
  - So that they occupy a Functional Unit (FU) in consecutive cycles
- Compiler Flag = --effort=standard // default

	Vector	IA
for (i = 0; i < 4; ++i) C[i] = A[i] + B[i]	C[0] = A[0] + B[0] C[1] = A[1] + B[1] C[2] = A[2] + B[2] C[3] = A[3] + B[3]	C[03] = A[03] + B[03]

#### Scheduling: Vector vs Tensor



groqit(model, inputs, compiler\_flags=["--effort=high"])



groqit(model, inputs, compiler\_flags=["--effort=standard"])

## Multi-Chip



#### Parallelism

320 element SIMD units

Multiple Functional Units

Multiple LPUs



Matrix Multiply Unit	Switch eXecution Module	Memory	Vector Unit	Memory	Switch eXecution Module	Matrix Multiply Unit									
	Instruction Control Unit														
PCle Input / Output															



#### Inter Op Partitioning



### Intra Op Partitioning





#### Example: FFN in Transformer







#### Transformers : Inter Op Partitioning





# **Groq**<sup>m</sup>

## Thank You!

plassen@groq.com

# Groq Runtime

**Aviv Weinstein** Systems Software Engineer

SCOQ<sup>®</sup> © 2024 Groq, Inc. | Groq Al Workshop

## Groq Runtime

#### AGENDA

- 1. Groq Runtime HW/SW Architecture
- 2. Interacting with Groq Runtime as a Developer
- 3. Deeper Dive on Running Inferences on a GroqChip!



Simplified Groq Runtime Diagram

- A higher level software interface that runs on a **host CPU**.
- The runtime communicates to Groq Hardware using the Groq Driver, over a PCIe interface
- Deals with information inside of our compiled .iop files



Simplified GroqFlow Software to Hardware Diagram



Simplified GroqFlow Software to Hardware Diagram



Simplified Groq Runtime Diagram



Simplified Groq Runtime Diagram



Groq Runtime

- Higher level software interface to Groq hardware
- Has an "idea" of what an .iop is and contains.
- Runtime includes code for:
  - Parsing IOP files
  - Initializing the chip
  - Allocating input and output host buffers
  - Loading and invoking programs
- C++ and Python based implementations.

Groq Runtime

Simplified Groq Runtime Diagram



Input/Output Package File (.iop) Format

- Groq's representation of an executable for GroqChip
- Emitted by the Groq Assembler/Groq Compiler
- Protobuf container that contains information on:
  - Model instructions and weights
  - Instructions on how to load the GroqChip's SRAM.
  - Model Input/Output tensor information
  - Debug Metadata





Simplified Groq Runtime Diagram



Groq Driver

- Low-level PCIe hardware interface
  - DMA data transfers to/from GroqChip
  - CSR reads/writes
- Based on a simple Linux user-space VFIO driver
- Lowest level between how the host CPU and Groq LPU communicate with each other

**Groq Driver** 

Simplified Groq Runtime Diagram



#### Groq Hardware

- GroqCard
  - 1 Groq LPU Chip
- GroqNode
  - 8 GroqCards per GroqNode
- GroqRack
  - 9 GroqNodes per GroqRack
  - Total of 72 GroqChips


### Groq Runtime HW/SW Architecture

Simplified Groq Runtime Diagram



### Groq Runtime HW/SW Architecture

Host CPU and PCIe Connection

- Host CPU
  - x86 server CPU
- PCIe
  - Gen 4x16

Host CPU	PCle
----------	------

### Groq Runtime HW/SW Architecture

Simplified Groq Runtime Diagram



Groq runtimes available to developers

grog



Groq runtimes available to developers

grog





Ease of use oriented Groq runtimes



Performance oriented Groq runtimes

grog



Moving Data between Host CPU and Groq LPU



DMA descriptor maps host memory buffer



Driver writes descriptor address to PCIe RX BAR



PCIe block retrieves descriptor/underlying buffer data, fills FIFO



### Inferences on Groq LPU

PCIe block retrieves descriptor/underlying buffer data, fills FIFO



I/O harness fills all of SRAM inputs



Moving Data between Host CPU and Groq LPU



Initiate core compute and PCIe TX ICU reads vectors from SRAM and pushes to FIFO



Driver writes descriptor address to PCIe TX BAR



PCIe block drains FIFO, writes results back to host memory



# LLMs with Groq

**Aviv Weinstein** Systems Software Engineer

### LLMs: The next Revolution in Computing

### Exhibit 2: 5 days from launch ChatGPT reaches 1mn users vs 14 days for TikTok

Daily unique visits to ChatGPT and cumulative TikTok downloads after their launches



Source: BofA Global Research, \*Similarweb, \*\*SensorTower

BofA GLOBAL RESEARCH

#### Forbes Salesforce Debuts Einstein GPT, A ChatGPT-Like Bot For Businesses



The company also partnered with OpenAl to create a ChatGPT app for Slack, which Salesforce owns.

#### Source: forbes.com

#### CarMax drives business value with GPT-3.5

May 05, 2223 + 6 mins Astronometer CD100 Enter Trans

The omnichennel used-car rotailer is increasing outcomer prospecting efforts and enhancing the custome experience through its adoption of Azure OpenAi and the language models behind ChatGPT.



Introducing Microsoft Dynamics 365 Copilot, the world's first copilot in both CRM and ERP, that brings next-generation AI to every line of business Mar 6. 2023 | Chatles Lamanna.-CVP. Business Applications and Platform

#### f 🍠 in



Today, we're announcing the next generation of AI product updates across our business applications portfolio, including the <u>launch of the new Microsoft Dynamics 365 Copilot</u> – providing interactive, AI-powered assistance across business functions.

Source: blogs.microsoft.com

### LLMs in Science

- Rapid development of LLMs and related technologies
- Groq offers fastest LLMs to date
- LLMs are applicable for a wide range of scientific applications
- Two possible approaches:
  - Use general LLMs to assist scientific method
  - Specialised LLMs encode sequences from chemistry, biology or physics

### Why Groq LPUs are suitable for running LLMs



- The large matrix multiplication operations are effectively mapped to MXM
- Running LLMs is a serial problem it requires generating the first 99 tokens before the 100th one (auto-regressive behaviour). This requires a lot of weights loading which is accelerated by LPU's high SRAM bandwidth.

### Groq LPUs connect to form one large Assembly Line

No switches required to connect LPUs

C2C between LPUs act like conveyor belts between them

Statically scheduled networking - no congestion, even under heavy load



### How is this different from a GPU?



### GPU system - collection of GPUs and switches



### GPUs scale largely in time, some in space (clustering)

For large compute volume, GPUs iterate over multiple partitions of model code, weights etc in time



### Groq LPU scales largely in space as an assembly line

For large compute volume, LPUs partition model code across multiple LPUs to form an assembly line



#### GPU

#### GPU cores and systems are "hub-and-spoke" architecture

- GPUs scale largely in time, some in space (clustering)-GPUs iterate over multiple partitions of model code, weights, etc. in time
- Uses expensive & supply constrained components HBMs, interposer, switches
- Inference performance (token/s/GPU & token/s/user) is limited by HBM BW
- Out-of-the-box compiler has poor HW utilization requires hand-coded kernels



#### LPU

#### LPU and systems are programmable assembly line architecture

- Groq LPU scales largely in space as an assembly line model code, weights etc are mapped across multiple chips
- Efficient assembly line arch is deterministic at clock granularity, uses high BW SRAM for fast compute - no HBMs, interposer etc
- Efficient assembly line enables high token/s & token/s/user at lower \$ & watts
- Out-of-the-box compiler has good HW utilization



### Welcome to the token factory

LPUs tightly connected to form a highly efficient assembly line v/s multiple independent small GPU shops for same capacity



LPU Assembly Line





#### Groq LPU™ Inference Engine

Scale by Design





You can build a car in one location

You can compute an inference with a GPU that has a lot of external memory in volume it's quicker and cheaper to use an assembly line

but

but

at scale it's quicker and cheaper to use an LPU Inference Engine

### General Groq LLM Development Flow



SCOG © 2024 Groq, Inc. | Groq Al Workshop

Groq Public

### Llama-27B/2048

Optimized and available for the single GroqRack deployed at the ALCF AI Testbed



# **9**roq<sup>™</sup>

# Thank You!

aweinstein@groq.com

# Throughput Optimization with Groq<sup>TM</sup>

**Christopher Culver** Software Engineer
### Throughput Optimization with Groq™

#### AGENDA

- 1. Latency, throughput and scaling
- 2. Compiling small models for throughput
- 3. Case studies with molecular transformers



### Latency vs Throughput

Latency critical applications



Advanced photon source, data processing off detector



Tokamak fusion reactor, real time control

Throughput critical applications



Computational fluid dynamics



Predicting molecular properties

### Scaling

#### **Strong Scaling**

grog

- Fixed problem size
- Increasing number of compute resources

#### Weak Scaling

Increase problem size with number of compute resources



Important: these assume a fixed implementation

### Scaling Neural Networks with Groq Compiler

Optimize inferences per second (IPS) of model

- Batch size
- Number of cards

Parallelization strategies

- Inter op
- Intra op



### Single chip all ops on the card



### Compiler will find the best parallelization



### But may change with different batch, num cards



### Compiler experiments

Fixed model architecture:



Increasing Groq cards













- N=total LPUs you can allocate (1 node = 8 chips, 1 rack = 72 chips)
- B=batch size
- G=LPUs compiled for
- L=latency

# $\text{IPS} = \frac{N}{G} \frac{B \text{ [inferences]}}{L \left[s\right]}$

### Compiler Flags

Compiler topology

```
--multichip=TOPOLOGY_STRING
```

Within a node

DF\_A14\_N\_CHIP N in 1,2,4,8

Within a rack

RT09\_A14\_N\_CHIP N in 16,24,32,40,48,56,64,72

Performance Statistics

- --power-analysis
- --save-stats

Assembler flag

--topology=TOPOLOGY\_STRING

### Compiler Output

### Compilation statistics:

On-chip compute cycle count: 77636 On-chip compute latency: 0.086262 milliseconds Throughput ignoring IO: 11592.560153 executions/sec Throughput with perfectly overlapped IO and compute: 11592.560153 executions/sec Throughput with serialized IO and compute: 11589.253097 executions/sec Input transfer size: 320 Bytes Input transfer time: 0.000012 milliseconds Output transfer size: 320 Bytes Output transfer time: 0.000012 milliseconds Peak on-chip data memory usage: 82992 addresses (25.327148 MiB) Number of operations in IR: 1651961 operations Number of scheduled operations in IR: 1586760 operations Average on-chip memory bandwidth utilization: 6795.258867 GB/s out of 47206.878662 GB/s which is 14.394637% Number of same hemi LWB Reads on chip 0: 104312 Number of opposite hemi LWB Reads on chip 0: 47314

### Compiler Output

Mean   Peak   Peak Cycle     Streams   18.7   42.5   32973     Memory   12.0   36.6   25     VXM   14.3   57.0   49398     Distributor   2.6   28.8   404     Transposer   0.8   7.6   5021     Permutor   1.3   36.5   3466     Selector   9.3   100.0   3293     C2C   0.0   0.0   0     Accumulator   25.7   100.0   1316     LWB   0.7   8.3   73750     IW   9.3   100.0   1247     ABC   0.0   0.0   0     MXM   25.7   92.8   3402     Chip   9.3   33.8   47417	Power Analysis	Chip Ut	tilizatio	on Report (%):
Streams   18.7   42.5   32973     Memory   12.0   36.6   25     VXM   14.3   57.0   49398     Distributor   2.6   28.8   404     Transposer   0.8   7.6   5021     Permutor   1.3   36.5   3466     Selector   9.3   100.0   3293     C2C   0.0   0.0   0     Accumulator   25.7   100.0   1316     LWB   0.7   8.3   73750     IW   9.3   100.0   1247     ABC   0.0   0.0   0     MXM   25.7   92.8   3402     Chip   9.3   33.8   47417		Mean	Peak	Peak Cycle
	Streams   Memory   VXM   Distributor   Transposer   Permutor   Selector   C2C   Accumulator   LWB   IW   ABC   MXM   Chip	$ 18.7 \\ 12.0 \\ 14.3 \\ 2.6 \\ 0.8 \\ 1.3 \\ 9.3 \\ 0.0 \\ 25.7 \\ 0.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 \\ 25.7 \\ 9.3 \\ 0.0 $	42.5 36.6 57.0 28.8 7.6 36.5 100.0 0.0 100.0 8.3 100.0 0.0 92.8 33.8	32973 25 49398 404 5021 3466 3293 0 1316 73750 1247 0 1247 0 3402 47417

### Molecular Language

Molecules are composed of atoms held together by chemical bonds, physically 3D objects

Neural network architectures

- GNN/Message passing
- Convolutions

Molecules can be represented with sequence of characters

SMILES representation

- Ethanol CH<sub>3</sub>CH<sub>2</sub>OH →CCO
- Benzene  $C_6 H_6$ 
  - C1=CC=CC=C1 (double bonds)
  - clcccccl (ring structure)

Use transformers!



grog

Input: batch\_size, tokens

Layer (type)	Output Shape	Param #	Connected to		
input_1 (InputLayer)	[(None, 45)]	0	[]		
token_and_position_embeddi ng (TokenAndPositionEmbedd ing)	(None, 45, 128)	406656	['input_1[0][0]']		
transformer_block (Transfo rmerBlock)	(None, 45, 128)	1417984	<pre>['token_and_position_embedding [0][0]', 'transformer_block[0][0]', 'transformer_block[1][0]', 'transformer_block[2][0]', 'transformer_block[3][0]']</pre>		
dense_2 (Dense)	(None, 1, 1024)	5899264	['transformer_block[4][0]']		
dense_3 (Dense)	(None, 1, 256)	262400	['dense_2[0][0]']		
dense_4 (Dense)	(None, 1, 64)	16448	['dense_3[0][0]']		
dense_5 (Dense)	(None, 1, 16)	1040	['dense_4[0][0]']		
dense_6 (Dense)	(None, 1, 1)	17	['dense_5[0][0]']		
Total params: 8003809 (30.53 MB)					

#### Molecular property prediction











batch=1, nchips=2 compile





### Maximum IPS



cycles	batch_size	num_chips	IPS_8chips
109219	2	1	131818
538954	8	1	106864
72355	1	1	99478
300782	4	1	95739
L01807	2	2	70706
505452	8	2	56973
70019	1	2	51398



Drug Input (Inputlaver)	[(None, 512)]			Drug_Dense_1 (Dense)	(None, 256)	131328	Dr <mark>u</mark> g_Input[0][0]
	[(10110) 512/]			Sample_Attention_Dense (Dense)	(None, 186)	37014	Drug_effected_Concatenate[0][0] · ·
Drug_Dense_New1 (Dense)	(None, 128)	65664	Drug_Input[0][0]	 Drug_Batch_1 (BatchNormalizatio	(None, 256)	1024	Drug_Dense_1[0][0]
99 9 9 9	n n	••• <sup>»</sup>		GeneSet_Concatenate (Concatenat	(None, 186)	0	KEGG_GLYCOLYSIS_GLUCONEOGENESIS_R
KEGG_GLYCOLYSIS_GLUCONEOGENESIS KEGG_CITRATE CYCLE TCA CYCLE Dr	(None, 16) (None, 8)	528 264	Drug_RELU_New2[0][0] Drug_RELU_New2[0][0]	in i			···
»» » »				Sample_Attention_Softmax (Activ	(None, 186)	0	Sample_Attention_Dense[0][0]
KEGG_GLYCOLYSIS_GLUCONEOGENESIS	(None, 16)	64	KEGG_GLYCOLYSIS_GLUCONEOGENESIS_D	Drug_RELU_1 (Activation)	(None, 256)	0	Drug_Batch_1[0][0]
KEGG_CITRATE_CYCLE_TCA_CYCLE_Dr »	(None, 8)	32 •••• <sup>10</sup>	KEGG_CITRATE_CYCLE_TCA_CYCLE_Drug 	Sample_Attention_Multiplied (Mu	(None, 186)	0	GeneSet_Concatenate[0][0] Sample_Attention_Softmax[0][0]
KEGG_GLYCOLYSIS_GLUCONEOGENESIS	(None, 76)	0	KEGG_GLYCOLYSIS_GLUCONEOGENESIS_I	 Drug_Dense_2 (Dense)	(None, 128)	32896	Drug_RELU_1[0][0]
			KEUU_ULYCULYSIS_ULUCUNEUUENESISUF	Sample_Attention_BatchNormalize	(None, 186)	744	Sample_Attention_Multiplied[0][0]
KEGG_CITRATE_CYCLE_TCA_CYCLE_Co	(None, 38)	0	KEGG_CITRATE_CYCLE_TCA_CYCLE_Inpu KEGG_CITRATE_CYCLE_TCA_CYCLEDrug_	n	» »	•••• <sup>»</sup>	•••
Drug offected Concatenate (Conc	(None 198)	A		Total_RELU (Activation)	(None, 128)	0	Total_BatchNormalized[0][0]
biog_errected_concatenate (conc	(none; 190)	N N	KEGG_CITRATE_CYCLE_TCA_CYCLE_RELU	Output (Dense)	(None, 1)	129	Total_RELU[0][0]
1) 3) 3) 3) 1)	)) ))	» »	····	Total params: 2,227,402			



v0.10.x SDK







Number of Groq LPUs

### Hidra

v0.11 SDK



# Drug Response Prediction Models

with the IMPROVE project

### Graph

- Atoms are nodes
- Bonds are edges
- Physically motivated representation



#### Attention

- Atoms and bonds as a string
- Encoding of molecule and its properties

C >> OCclccc(CNC(=0)C2CCCN(C(=0)C(C)(C)C2)cc1<</pre>

C >> OCclccc(CNC(=0)C2CCCN(C(=0)C(C)(C)C2)ccl<

OCclccc(CNC(=0)C2CCCN(C(=0)C(C)(C)C2)ccl<

Cclccc(CNC(=0)C2CCCN(C(=0)C(C)(C)C)C2)ccl<

OC<mark>clccc(CNC(=0)C2CCCN(C(=0)C(C)(C)C2)c</mark>cl<

#### Convolutions

Argonne 📣

- One hot encoding of atoms and bonds
- Feature pooling



#### Image Credit:

© 2024 Groq, Inc. | Groq Al Workshop

Left: Jang, W.D. et al, PredPS: Attention-based graph neural network for predicting stability of compounds in human plasma. Center: Bagal, V. et al, MolGPT: MolGercular Generation Using a Transformer-Decoder Model Right: Liu, P. et al, Improving prediction of phenotypic drug response on cancer cell lines using deep convolutional network

# Groq and Scientific Applications



Advancing core technologies related to AI, ML, and HPC

**Optimizing** a broad range of inference heavy workloads CYBERSECURITY / INFOSEC

**US GOVERNMENT** 

**RESEARCH & SCIENCES** 

**FINANCIAL SERVICES** 

ENTERPRISE COMMUNICATIONS

### X-Ray Detector Signal Processing



- Next generation of x-ray sources will be over 100 times brighter
- I Tbps bandwidth off the detector chip
  - I6-bit resolution 256x256 image
- Processing this data enables
  - Faster time to observation
  - Focus on rare event
- Codesign with FPGAs for real-time access to detector data, avoid slow PCIE transfers





#### Advanced Photon Source at Argonne

# X-Ray Physics Compression Models

Models to sift desired data from noisy X-ray diffraction signals

#### PtychoNN: Deep learning of ptychographic imaging

- Two-headed encoder-decoder network
- Predict amplitude & phase of incoming photon
- Solves inverse problem



#### BraggNN: Bragg peak finding

- Convolutional neural network
- Predicts peak position
- Traditional algorithms take weeks of HPC



Zhengchun et al. https://arxiv.org/abs/2008.08198 https://github.com/lzhengchun/BraggNN?tab=readme-ov-fil

Cherukara et al. https://pubs.aip.org/aip/apl/article/117/4/044103/39570/AI-enabled-high-resolution-scanning-coherent https://eithub.com/mcherukara/PtychoNN?tab=readme-oy-file

### Intro to QUBO

What is QUBO?

QUBO - Quadratic Unconstrained Binary Optimization  $y = -5x_1 - 3x_2 - 8x_3 - 6x_4 + 4x_1x_2 + 8x_1x_3 + 2x_1x_3 + 10x_3x_4$ 

- Mathematical framework for solving optimization problems
- Involves **binary** variables
- Quadratic objective function expresses problem's objectives and constraints



Goal is to minimize  $\mathbf{y} = \mathbf{x}^T \cdot \mathbf{Q} \cdot \mathbf{x}$  where x is a vector of binary decision variables and **Q is a square matrix of** constants

 $\begin{pmatrix} x_1 & x_2 & x_3 & x_4 \end{pmatrix} \times \begin{pmatrix} -3 & 4 & 0 & 0 \\ 0 & -3 & 2 & 0 \\ 0 & 0 & -8 & 10 \\ 0 & 0 & 0 & -6 \end{pmatrix} \times \begin{pmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \end{pmatrix}$ 

 It's common to assume that the Q matrix is symmetric or in upper/lower triangular form which can be assumed without loss of generality

### The concept of the SB solver

#### On the LPU (+ CPU oracle) On the HOST CPU server Top-view of node (d) Rack Simulated bifurcation providing feedback for the driver Driver Simulated bifurcation Simulated bifurcation • evolutionary • machine learning Multiple instances of govern the phase space (c) Node of the SB engines local search SB engines (b) Card Simulated bifurcation How big a QUBO problem fits the chips? a) Chip

Single LPU: 9K x 9K

LPU node: 25K x 25K

LPU rack: 72K x 72K

10 LPU racks: 225K x 225K

#### Use cases:

- Portfolio optimization
- Traffic routes

grog

### Accelerating Drug Discovery

Performance enables pharma / bio human innovation

#### CANDIDATE TESTING THROUGHPUT



### **Groq Advantages**



### **GroqCard 1 delivers >300x better throughput** for drug discovery vs existing GPU-based competitor reducing the time-to-solution from days to minutes<sup>1</sup>



# Cyber security

Publicly disclosed customer & partners



Groq is also currently working with (non-publicly disclosed) customers from the following markets:

- Enterprise Web Communications
- Large-scale Banking Provider
- Automotive Manufacturer
- Hyperscalers

### **Excerpts** US Army Validation Report Summary

>600X

systems.

-		
	DEFENSE	
	AIR LAND NAVAL SPACE NETWORKS/CYBER ALLDOMAIN CONGRESS PENTAGON GLOBAL Q	
nn	FEATURED: Defense Budget Coverage • Indo-Pacific • Army Networks •	
	"Targeted" zero trust: New DoD strategy will outline	
	90 capabilities	
	The strategy outlines 90 capabilities that will get the Pentagon after what it's calling targeted zero trust and an additional 82 capabilities for a more "advanced" zero trust, David McKeown, DoD CIO for cybersecurity, said.	
	With additional variables or larger datasets, the Entanglement/Groq capability	
	offers greater efficiency than traditional methods and can solve otherwise	
	intractable problems at scale. The core technology is a proprietary purpose-built	
	digital circuit design with high degrees of parallelism for solving classes of problems that	
Opti	mization (QUBO) problems. Previous AAG efforts showed the ability to dete	ect
120,	000 inferences per second. This was the metric used as the benchmark and	
	120,000 Interences per second. This was the metric used as the benchmark and	
	standard achievable using a QUBO model. Benchmarking was based on a solution set	
	which joins an algorithmic solution with a proprietary quantum inspired chip. The chip	
	solution can scale out to cards, nodes, and beyond. Additionally, the existing solution	
	benchmarked for CRADA feasibility is already in development for next generation	
	updates which will improve modularity and reduce heat signatures.	
14/:41	in air mantha Entanglamant was able to achieve an anomaly detection re	to c
with	in six months changlement was able to achieve an anomaly detection ra	ite of
72,0	00,000 inferences per second and demonstrated the potential to achieve	
120.	000,000 inferences per second across a wide domain of data processing	

### **XTX Acceleration**

Build fast applications from tall and skinny matrix operations

Library to build large scale physics and data-science applications:

- Express applications as multiplication of tall and skinny matrix to give large performance boost
- Typical matrix sizes (PxN):10k x 1B to 100k x 10B
- API to easily compose applications out of modular, high performance building blocks which run on GroqChip processors or CPUs
- API supports scaling from a single GroqChip to multiple racks

Application areas:

- Finance: correlation
- Physics: quantum error mitigation
- Data science: principal component analysis, multi-linear regression



C/C++

// Calculate covairance on two nodes with four tsps per node

calculate\_covariance\_tsp(15000, 2, 4, inputs, xtx\_results, F32, xtx\_iop\_dir, nodes, config);

// Collect covariance result on node 0 for eigenvectors

sum\_batch(xtx\_results, num\_nodes, eigenvector\_in, config);

// Calculate first 3 largest eigenvectors on node 0

eigenvectors\_cpu(3, eigenvector\_in, eigenvector\_results[0], nodes[0], config);

#### // Send eigenvectors to node 1

send\_batch(eigenvector\_results[0], eigenvector\_results[1], config);

#### // Project components onto original data

multiply\_batched\_matrix\_fixed\_vector\_tsp(15000, 3, 4, matmul\_iop\_dir, inputs, eigenvector\_results, matmul\_results, nodes, config);

### Throughput Optimization with Groq™

#### Recap

- Model architectures dictate parallelization strategies
- 2. Deterministic hardware means compiler experiments tell best configuration


# **9**roq<sup>™</sup>

# Thank You!

cculver@groq.com

# What is next?

# What is next?

#### AGENDA

- 1. Systems Roadmap and Capability
- 2. Chip Determinism unlocks LPU Superpower
- 3. More Moore Scaling Benefits of Determinism





This poses a problem for GPUs

- Accuracy improves as model sizes are increasing
- Memory bound and need fast memory access
- Need inference to be done in reasonable time and at reasonable cost



# GPUs scale largely in time, some in space (clustering)

For large compute volume, GPUs iterate over multiple partitions of model code, weights etc in time

- Most of GPU time/energy spent paging weights & KV cache in/out of HBM
- Highly Inefficient → High Cost / Token
  - Low HBM bandwidth 1/100X of on-chip SRAM
  - \* High HBM access latency (300ns-1300ns)
  - High HBM access power (4-6 pJ/bit for R/W)
  - Need high-batch size to saturate compute (100s-1000s)
  - Poor GPU-to-GPU collectives with asynchronous communication (through switches) and high batch sizes results in high latency
- Expensive BOM & Supply Concerns with HBM, exotic packaging, network switches, etc.

# Groq LPU scales largely in space as an assembly line

For large compute volume, LPUs partition model code across multiple chips to form an assembly line



- Break through the memory wall by computing on weights & KV cache from SRAM
- Highly efficient → Lowest Cost / Token
  - ✓ 100X higher bandwidth than HBM
  - ✓ Lowest SRAM access latency (<5 ns)</p>
  - Lowest SRAM power (0.3 pJ/bit for R/W)
  - ✓ Saturate compute at low batch sizes
  - Efficient LPU-to-LPU collectives due to deterministic communication and low batch size
- Single chip module, no HBMs, no expensive external switches → abundant supply

		Sam Compiles A	e Software Across All Platfor	ms
		A1 <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b> <b>1</b>	Mail         Mail         Mail           Mail         Mail         Mail	
Silicon Generation	1: 🗖	1:	2:	2: 🖽
LPU™ Accelerators Per Chassis	8 x V1-LPU™	32 x V1-LPU™	32 x V2-LPU™	336 x V2-LPU™
Single Core Cluster	264 x LPU™ (4 Racks)	4,128 x LPU (33 Racks)	40,960 x LPU (320 Racks)	680,064 x LPU (675 Racks)

## GROQ Enables Software & Hardware Co-optimization



### свод<sup>®</sup> сомрішев Enables Performance, Power, Ldi/dt, & Thermal Profiling

#### GroqChip<sup>™</sup> Functional Units Power Over Time

- MXM - MEM - VXM - SXM



#### Groq Compiler can profile 100% deterministic power, temp, di/dt down to a "ns"

### **GROQ® COMPILER** Enables Performance, Power, Ldi/dt, & Thermal Control



#### Groq Compiler controls LPU power, temp, di/dt down to a "ns" - key for reliability & compute density (2D/3DIC)

### groq compiler enables Ldi/dt Control



grog



TIME

© 2024 Grog, Inc. | Grog Al w Grog Compiler optimizes Ldi/dt in 2D/3D module space/time

#### Deterministic Functional Units Scheduling Allows Complementary Power Consumption across two or more dies in a 3DIC

Thermal Optimization for 3D Logic-on-Logic Stacking



Top TSP 📒 Bottom TSP

**GROQ™ COMPILER ENABLES** 

groc

# Top Bottom Bottom

# Workload scheduled across functional units with awareness of location and thermal impact

- Multiple 3DIC share the same thermal envelope.
- Each chip can allocate a power budget from the total budget pool while maintaining thermal envelope
- PVT monitors used for calibration before deployment, and act as guardrails if the compiler mis-predicts power consumption after deployment

# AI Model Growth is Accelerating

# Improving Time to Market (TTM)

## Enabling Agility & Customization

Moore's Law is Slowing Down

SCOG © 2024 Groq, Inc. | Groq Al Workshop

## scalable Silicon Tiler For Fast Time-to-market

#### **Multiple Interconnect Options**

- C2C for high-radix interconnect
- UCIe for MCM connected sidecar accelerator
- Scalable SXM for BW to/from IO and Compute

#### Scalable compute architecture

- SRAM scalable capacity
- VXM with scalable number of PEs
- MXM with scalable matrix sizes



ວິຊີ © 2024 Groq, Inc. | Groq Al Workshop

## Next-gen Silicon Compiler Enabling Groq Silicon Compiler & Ecosystem



## Design Space Exploration (DSE) Al Assisted Exploration & Design

#### INPUTS



**OUTPUTS** 

#### Enabling highly productive and scalable discovery at **The Speed of Software**

#### DEMOS

**DSE** 

#### **9roq Atlas Explorer**

#### Welcome to Atlas Explorer

Explore the performance of different variants of the Groq hardware architecture on a variety of state-of-theart ML models. The 3D plot is interactive.

#### **Cost Function**

		u ii i									
Plot axes:											
x: Vect	or Le	ngth	1 7	•	y:	DF	RAM	(GB	/s)		•
Design Sp	oace										
Models											
× efficier	ntnet,	b1									
128 DRAM (GE	3/s)	256		3	20		51	2			1024
DRAM (GE	3/s)										
128		0		4	80		-0 91	0			1075
MXM Plan	es	200		-	00		01	0			1075
0 (	0										0
1	2	3		4	5		6		7		8
Memory T	ime 2	Zone	S								
1 0 0		0	6 7	-0		10.1	1 10	10		16	10
∣∠ . Demoutere	5 4	5	6 /	0	9	10 1	1 12	13	14	10	10
o			0								0
1			2			3	3				4
Shifters											
0 0						0					0
16 24	32	40	48	56	64	72	80	88	ş	96	104
VXM Rank	s										

#### Constraints



#### Table of Results (80/80 found in cache)

Status	model	vector_size	mem_num_tzs_per_hem: dram	gigabytes_per_: sram	_bytes latency
Cached	efficientnet_b1	128	5	128 41	943040 802412
Cached	efficientnet_bl	128	6	128 50	331648 681764
Cached	efficientnet_b1	128	7	128 58	720256 649827
Cached	efficientnet_b1	128	8	128 67	108864 619676
Cached	efficientnet_bl	128	5	256 41	943040 735194
Cached	efficientnet_b1	128	6	256 50	331648 625305
Cached	efficientnet_bl	128	7	256 58	720256 585067
Cached	efficientnet_b1	128	8	256 67	108864 550147
Cached	efficientnet_b1	128	5	460 41	943040 709181
Cached	efficientnet_b1	128	6	460 50	331648 600544

## Workload to Silicon Driving Time-to-market Improvement

#### Silicon Design Cycle Improvement

Design Space Exploration & Silicon Tiler TTM Improvements

<b>12 Months</b> Groq Automated	18 Months Conventional



## Data Center Reliability Approaching Automotive

Large AI models train on >100,000 AI SoCs

Silent Data Corruption can have >30% performance impact

#### Need a high reliability. testable, predictable, and reproducible hardware

Peter H. Hochschild Paul Turner Jeffrey C. Mogul Google

Parthasarathy Ranganathan Google Sunnyvale, CA, US

Cores that don't count

MI, USA, ACM, New York, NY, USA, 8 pages. https://doi.org/10. 1145/3458336.3465297

#### 1 Introduction

Imagine you are running a massive-scale data-analysis pipeline in production, and one day it starts to give you wrong answers - somewhere in the pipeline, a class of computations are yielding corrupt results. Investigation fingers a surprising cause: an innocuous change to a low-level library. The change itself was correct, but it caused servers to make heavier use of otherwise rarely-used instructions. Moreover, only a small subset of the server machines are repeatedly responsible for the errors.

This happened to us at Google. Deeper investigation revealed that these instructions malfunctioned due to manufacturing defects, in a way that could only be detected by checking the results of these instructions against the expected results; these are "silent" corrupt execution errors, or CEEs. Wider investigation found multiple different kinds of CEEs: that the detected incidence is much higher than software engineers expect; that they are not just incremental increases in the background rate of hardware errors; that these can manifest long after initial installation; and that they typically afflict specific cores on multi-core CPUs, rather than the entire chip, We refer to these cores as "mercurial."

Because CEEs may be correlated with specific execution units within a core, they expose us to large risks appearing suddenly and unpredictably for several reasons, including seemingly-minor software changes. Hyperscalers have a responsibility to customers to protect them against such risks. For business reasons, we are unable to reveal exact CEE rates, but we observe on the order of a few mercurial cores per several thousand machines - similar to the rate reported by Facebook [8]. The problem is serious enough for us to have applied many engineer-decades to it.

While we have long known that storage devices and networks can corrupt data at rest or in transit, we are accustomed to thinking of processors as fail-stop. VLSI has always depended on sophisticated manufacturing testing to detect defective chips. When defects escaped, or manifested with aging, they were assumed to become fail-stop or at least fail-noisy: triggering machine-checks or giving wrong answers for many kinds of instructions. When truly silent failures occurred, they

Sunnyvale, CA, US Abstract

We are accustomed to thinking of computers as fail-stop, es-

pecially the cores that execute instructions, and most system software implicitly relies on that assumption. During most of

the VLSI era, processors that passed manufacturing tests and

were operated within specifications have insulated us from

this fiction. As fabrication pushes towards smaller feature

sizes and more elaborate computational structures, and as

increasingly specialized instruction-silicon pairings are intro-

duced to improve performance, we have observed ephemeral

computational errors that were not detected during manu-

facturing tests. These defects cannot always be mitigated by

techniques such as microcode updates, and may be correlated

to specific components within the processor, allowing small

code changes to effect large shifts in reliability. Worse, these

failures are often "silent" - the only symptom is an erroneous

We refer to a core that develops such behavior as "mercu-

rial." Mercurial cores are extremely rare, but in a large fleet

of servers we can observe the disruption they cause, often

enough to see them as a distinct problem - one that will re-

quire collaboration between hardware designers, processor

This paper is a call-to-action for a new focus in systems re-

search; we speculate about several software-based approaches

to mercurial cores, ranging from better detection and isolat-

ing mechanisms, to methods for tolerating the silent data

Peter H. Hochschild, Paul Turner, Jeffrev C. Mogul, Rama Govin-

daraju, Parthasarathy Ranganathan, David E. Culler, and Amin Vah-

dat 2021 Cores that don't count. In Workshop on Hot Topics in

Operating Systems (HotOS '21), May 31-June 2, 2021, Ann Arbor,

Permission to make digital or hard copies of part or all of this work for

personal or classroom use is granted without fee provided that copies are not

made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party

components of this work must be honored. For all other uses, contact the

HotOS '21, May 31-June 2, 2021, Ann Arbor, MI, USA

© 2021 Copyright held by the owner/author(s)

ACM ISBN 978-1-4503-8438-4/21/05 https://doi.org/10.1145/3458336.3465297

vendors, and systems software architects

computation.

corruption they cause.

**ACM Reference Format:** 

owner/author(s).

Rama Govindaraju

David E. Culler Amin Vahdat Google Sunnyvale, CA, US

© 2024 Grog, Inc. | Grog Al Workshop

# Compute calable Ň

# Resilient Language Processing Unit<sup>™</sup> Accelerator

#### **Interconnect resilience**

Low-BER FEC enabling 99.999% uptime

- Redundant C2Cs wired at the System Level
- Bad C2C lanes bypassed in system

#### **Compute and memory resilience**

MXM checksum for SDC mitigation

Detecting in compute errors

SRAM / Interconnect ECC protection

#### **Repairable for yield and quality improvements**

Redundant SLs for improved yield/reliability



# grog

Thank You!